

# Low-Power IEEE 802.15.4/proprietary FSK Zero-IF 2.4GHz Transceiver IC

## Preliminary Technical Data **ADF7242**

### FEATURES

**Frequency range (global ISM band) 2400MHz to 2483.5MHz Programmable data rates and modulation IEEE 802.15.4 compatible (250 kbps) 62.5 kbps to 2000 kbps FSK/GFSK Low power consumption 18 mA (typ.) in receive mode 22 mA (typ.) in transmit mode (Po = 3 dBm) 1.25**μ**A 32kHz xtal oscillator wake-up mode High Sensitivity -97 dBm at 250 kbps (IEEE 802.15.4) -93 dBm at 250 kbps (GFSK) -84 dBm at 2 Mbps (GFSK) Programmable output power -21 dBm to +5 dBm in 2dB steps Integrated voltage regulator 1.8 V to 3.6 V input voltage range Excellent receiver selectivity and blocking resilience Zero-IF architecture Complies with EN300 440 class 2, FCC CFR47 part 15, ARIB STD-T66 Digital RSSI measurement** 

**On-chip packet handling 256 bytes for TX /RX Buffer Flexible multiple RF Port interface External PA/LNA support hardware Switched antenna diversity support Wake up timer Very few external components Integrated PLL loop filter No RX/TX switch needed Integrated battery monitor Temperature sensor Integrated RC and 32kHz crystal oscillator Flexible SPI control interface with burst-mode register access Small form factor 5x5 mm 32-pin LFCSP package APPLICATIONS Wireless sensor networks Automatic meter reading/Smart metering Industrial wireless control Wireless audio / video Consumer Electronics** 

**Zigbee**

### **FUNCTIONAL BLOCK DIAGRAM**





#### **Rev. PrG**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.** 

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700** www.analog.com **Fax: 781.461.3113 © 2010 Analog Devices, Inc. All rights reserved.**

# **ADF7242**

## **TABLE OF CONTENTS**



# **ADF7242**



## ABBREVIATIONS



## GENERAL DESCRIPTION

The ADF7242 is a fully integrated low-cost, short-range, lowpower transceiver for operation in the global 2.4 GHz ISMband. The ADF7242 has been designed with emphasis on flexibility, ease of use and low current consumption. The receive path is based on a zero-IF architecture enabling high blocking and selectivity performance. The transmit path is based on a direct closed loop VCO modulation scheme. The ADF7242 features an excellent performance versus power consumption metric making it especially suitable for battery powered systems.

The ADF7242 complies with the IEEE 802.15.4 –2006 2.4 GHz PHY requirements with a fixed net datarate of 250 kbps and DSSS-OQPSK modulation. With GFSK/FSK modulation the ADF7242 also supports a wide range of datarates, and is hence equally suitable for proprietary applications in the areas of industrial control, home and building automation as well as consumer electronics. The agile frequency synthesizer of the ADF7242 together with short turnaround times facilitates the implementation of FHSS transmission systems.

The ADF7242 features a flexible dual port RF-interface with support for switched antenna diversity. Also an integrated biasing circuit is provided to significantly simplify the interface to external PAs.

In order to optimise the system power consumption, the IC features an integrated low power RC-wake-up oscillator, which is calibrated off the high frequency crystal oscillator while the transceiver is active. Alternatively an integrated 32 kHz crystal oscillator may be used as a wake-up timer for applications requiring a highly accurate time base.

The ADF7242 is equipped with a SPI interface. The interface allows burst-mode data transfer for high throughput efficiency. A total of 256 bytes of TX\_BUFFER and RX\_BUFFER are

provided to decouple the over-the-air data rate from the MCU processing speed. Support for automatic packet handling is integrated on-chip.

Alternatively for GFSK/FSK a synchronous bi-directional serial port (SPORT) provides bit-level data output, and has been designed to directly interface to wide range DSPs, such as ADSP-21xx, SHARC, TigerSHARC, and Blackfin. The SPORT interface may optionally be used for IEEE 802.15.4 data transfer also.

The IC is designed to achieve compliance with the following standards with a minimum number of external components: FCC CFR47 part 15, ETSI EN 300 440 (equipment class 2 – medium reliability), ETSI EN 300 328 (FHSS, DR > 250 kb/s) and ARIB STD T-66.

### **PACKET HANDLING SUPPORT**

The ADF7242 provides hardware support for IEEE 802.15.4 packet oriented radio protocols. In transmit mode, the packet handler can be configured to process the payload data frame stored in the TX\_BUFFER:

- Addition of preamble
- Addition of SFD
- Addition of FCS

In receive mode, the packet handling support helps to reconstruct the data frame:

- Detection of SFD
- Automatic FCS check

## SPECIFICATIONS

 $V_{\text{DDBAT}} = 1.8 \text{ V}$  to 3.6 V, GND = 0 V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.

Typical specifications are at  $V_{\text{DDBAT}} = 3 \text{ V}$ , T<sub>A</sub> = 25°C, f<sub>RF</sub> = 2450 MHz.

All measurements are performed using the ADF7242 reference design, port 2, unless otherwise noted.









Table 2: Logic Levels



### Table 3: SPI Interface timing



Table 4: MAC Timing Delay



### Table 5: Timing IEEE 802.15.4 SPORT mode



Rev PrG Page 10

#### Table 6: Timing GFSK SPORT mode



#### Timing Diagrams

**SPI Interface Timing diagrams** 



Note further timing diagrams available under the Serial Control interfacesection

### **State transition timing**



Rev PrG Page 11

### **SPORT Interface Timing diagrams**



Figure 4: RX-mode IEEE 802.15.4 SPORT mode with packet handler enabled (rc\_cfg.rc\_mode=0, , gp\_cfg.gpio\_cfg=1)



*Figure 5: IEEE802.15.4 Rx SPORT mode rc\_cfg.rc\_mode=2, gp\_cfg.gpio\_cfg=3* 

Rev PrG Page 12



Figure 6: GFSK/FSK Rx SPORT mode gp\_cfg.gpio\_cfg=1 and gp\_cfg.gpio\_cfg=4



*Figure 7: GFSK/FSK Rx SPORT mode gp\_cfg.gpio\_cfg=2 and gp\_cfg.gpio\_cfg=5* 

Rev PrG Page 13



*Figure 8: GFSK/FSK Rx SPORT mode gp\_cfg.gpio\_cfg=3 and gp\_cfg.gpio\_cfg=6* 



Rev PrG Page 14



*Figure 10: IEEE802.15.4 SPORT symbol clock output mode (rc\_cfg.rc\_mode=0, gp\_cfg.gpio\_cfg=7)*

## ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

#### **Table 7**



The exposed paddle of the LFCSP package should be connected to ground.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device is a high performance RF integrated circuit with an ESD rating of <2 kV, and it is ESD sensitive. Proper precautions should be taken for handling and assembly.

### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 11. Pin configuration ADF7242 (LFCSP-32)



Rev PrG Page 17



## RADIO CONTROL STATES



Figure 12: ADF7242 state diagram

### **OPERATIONAL STATES**

A power on reset (POR) occurs when the battery voltage is first applied to the ADF7242. All LDOs are enabled together with the 26 MHz crystal oscillator and the digital core. After initializing configuration registers to their default values, the ADF7242 enters IDLE state.

**IDLE state** - All analog blocks required for radio operation are powered down. The digital section is enabled and all configuration registers as well as the RX\_BUFFER and TX\_BUFFER are fully accessible. It is appropriate for the MCU to set any configuration parameter, such as modulation scheme, channel frequency, and WUC configuration in this state. IDLE state may also be entered by issuing an RC\_IDLE command in any state other than SLEEP. Bringing the CSN input low in SLEEP state causes a transition into IDLE state.

PHY\_RDY state – Upon entering PHY\_RDY state from IDLE state the synthesizer is enabled and required system calibration procedures are carried out. The calibration is omitted when the PHY\_RDY state is entered from RX, TX or CCA. PHY\_RDY state may be entered from states IDLE, RX, TX or CCA by issuing an RC\_PHY\_RDY command.

**RX state** – The synthesizer is automatically calibrated to the current frequency control word upon entering the RX state

from states PHY\_RDY or TX. The synthesizer calibration may be omitted for single channel communication systems if short turnaround times are required. Following a programmable rx\_mac\_delay period, the ADF7242 starts searching for an SFD/sync word. RX state can be entered from states PHY\_RDY and TX by issuing an RC\_RX command. If buffercfg.rx\_buffer\_mode=0 then the part reverts automatically to PHY\_RDY once an rx\_pkt\_rcvd interrupt condition occurs. If buffercfg.rx\_buffer\_mode=1 the part remains in RX state until a command to enter a different state is issued.

**CCA state**- Upon entering the CCA state a clear channel assessment is executed. Per default on completion the ADF7242 reverts to PHY\_RDY state.

**TX state**– Upon entering the TX state the synthesizer is automatically calibrated to the current frequency control word. The synthesizer calibration may be omitted for communication systems operating on a single channel if short turnaround times are required. Following a programmable delay period, the PA is enabled, and transmission is initiated. TX state can be entered from states PHY\_RDY or RX by issuing a RC\_TX command.

**MEAS state** – This state is enabled by issuing a RC\_MEAS command. The Tx/Rx functionality is disabled and the ADC is used to measure the chip temperature. The result may be read from register adc\_rbk.adc\_out which is continuously updated.

Rev PrG Page 19

**SLEEP state** – The SLEEP state is invoked with the RC\_SLEEP command. The SLEEP state can be configured to operate in five different modes, which are listed in Table9.





The CSN input must be kept high while the ADF7242 is in SLEEP state. SLEEP state may be exited either by bringing the CSN input low or by a time-out event with the WUC configured.

### **SLEEP MODES**

The SLEEP modes are configurable with the wake up configuration registers, tmr\_cfg0 and tmr\_cfg1. The wake up configuration registers have shadow registers with battery backup, which are only updated after register tmr\_cfg1 has been written to. The contents of register tmr\_cfg0 and tmr\_cfg1 are reset in SLEEP state while the previously programmed values are still maintained in the shadow registers and continue to prevail.

SLEEP\_DEEP is the mode with the lowest power consumption. It is suitable for use in applications where a wake-up timer and non-volatile memory is available in the MCU. SLEEP\_DEEP is the default sleep mode selected after a POR.

SLEEP\_BBRAM mode is suitable for applications where the MCU is equipped with its own wake-up timer, but has no nonvolatile memory. SLEEP\_BBRAM mode is enabled through setting tmr\_cfg1.sleep\_config=1.

SLEEP XTO mode enables the XTO32K and the WUC. It is enabled through setting tmr\_cfg1.sleep\_config=4. SLEEP\_XTO mode allows the generation of a wakeup interrupt for the MCU when a programmed timeout period has elapsed.

SLEEP\_BBRAM\_XTO mode has the functionality of mode SLEEP\_XTO and also retains data in the BBRAM during SLEEP state. In order to enable SLEEP\_BBRAM\_XTO mode, set tmr\_cfg1.sleep\_config= 5 and enable RTC interrupt by setting irqx\_en0.wakeup=1. Please refer to section Wake up timer for details on how to configure the ADF7242 WUC.

SLEEP\_BBRAM\_RCO mode is as per SLEEP\_BBRAM\_XTO except the timer unit is clocked by RCO32K rather than XTO32K. This may be used when lower timer accuracy is acceptable. It is enabled through setting tmr\_cfg1.sleep\_config=11.

#### Note:

1 BBRAM: The BBRAM includes configuration settings such as the interrupt configuration which will be maintained in SLEEP\_BBRAM mode.

## **SYNTHESIZER**

### **FREQUENCY PROGRAMMING**

The frequency of the synthesizer is programmed with the frequency control word ch\_freq[23:0], which extends over registers ch\_freq0, ch\_freq1, and ch\_freq2. The frequency control word ch\_freq[23:0] contains a binary representation of the absolute frequency of the desired channel divided by 10 kHz. There is no difference between the setting required for Rx and Tx operation.

Writing a new frequency value to the frequency control word ch\_freq[23:0] takes effect after the next synthesizer calibration. The synthesizer is calibrated by default during the transition into PHY\_RDY, TX and RX state. Please refer to sections

Tx Path and Synthesizer Calibration and Rx Path Calibration for details. In order to facilitate fast channel changes, a new frequency control word may be written in RX state before a packet has been received. The next RC\_RX or RC\_TX command will then initiate the required synthesizer calibration. Similarly a new frequency control word may be written after a packet has been transmitted while in TX state. The next RC\_RX or RC\_TX command initiates the synthesizer calibration cycle required to re-lock the synthesizer.

### **CRYSTAL OSCILLATOR**

The on-chip crystal oscillator generates the reference frequency for the synthesizer and system timing. The oscillator operates at a frequency of 26 MHz. The crystal oscillator is amplitude controlled in order to ensure a fast start-up time and stable operation under different operating conditions. The crystal and associated external components should be chosen with care since the accuracy of the crystal oscillator can have a significant impact on the performance of the communication system. Apart from the accuracy and drift specification, it is important to consider the nominal loading capacitance. Crystals with a high loading capacitance are less sensitive to frequency pulling due to tolerances of external components and parasitics. On the other hand, a larger loading capacitance results in a higher current consumption, longer start-up time and lower trimming range.

The total loading capacitance must be equal to the specified load capacitance of the crystal, and is comprised of the external parallel loading capacitors, the parasitic capacitances of pins XOSC26P and XOSC26N, as well as the parasitic capacitance of tracks on the printed-circuit board.

The ADF7242 has an integrated crystal oscillator tuning capacitor, which facilitates the compensation of systematic production tolerances, and temperature drift. The tuning capacitor is controlled with register synt\_cal.xto26\_trim. The tuning range provided by the tuning capacitor depends on the loading capacitance of a specific crystal, and is typically on the order of 25 ppm.

## **TRANSMITTER**

### **MODULATION SCHEMES**

The ADF7242 supports IEEE 802.15.4 compliant DSSS-OQPSK modulation with a bitrate of 250 kbps. The ADF7242 also supports FSK and GFSK modulation with bitrates from 62.5 kbps to 2 Mbps. Table 10 lists recommended modulation parameters. The setting of register rc\_cfg.rc\_mode controls whether the ADF7242 operates in one of the IEEE802.15.4 modes or GFSK/FSK mode. The data rate DR is set with registers dr0.data\_rate\_high and dr1.data\_rate\_low according to the following equation:

DR=  $(dr0.data_rate_high * 256 + dr1.data_rate_low) * 100b/s$ 

The default values of registers dr0 and dr1 configures the correct setting for IEEE 802.15.4 mode. Please note the ADF7242 fully supports arbitrary data rates only for FSK mode of operation. For GFSK mode of operation only the data rates listed in Table 10 are supported.

For data rates greater than 250 kbps, and IEEE 802.15.4 mode, the modulator preemphasis filter must be enabled with tx\_m.preemp\_filt=1. Spectral efficiency is often desirable for narrowband communication systems using FHSS. The modulator of the ADF7242 has an optional Gaussian symbol filter, which can be enabled with configuration bit tx\_m.gauss\_filt=1. The BT product of the Gaussian symbol filter is 0.5 and cannot be changed. Gaussian filtering must be disabled for IEEE 802.15.4 mode.

The deviation frequency (Fdev) of the modulator is programmable with register tx\_fd.tx\_freq\_dev in steps of 10 kHz. The register map shows recommended settings for register tx\_fd.tx\_freq\_dev corresponding with the recommended modulation parameters listed in Table 10. The default value of register tx\_fd.tx\_freq\_dev configures the correct setting for IEEE 802.15.4 mode.





### **TX PATH AND SYNTHESIZER CALIBRATION**

The radio section of the ADF7242 requires a system calibration prior to being useable for receive or transmit operation. Since the calibration information is lost when the ADF7242 enters IDLE state, a full system calibration is automatically performed on the transition between IDLE and PHY\_RDY state. The system calibration is omitted when PHY\_RDY state is entered from eitherTX, RX or CCA state.



#### *Figure 13: System calibration following RC\_PHY\_RDY*

Figure 13 illustrates the components of the system calibration cycle. It comprises a calibration of the RX baseband filter (RC\_cal) and the VCO band (VCO\_cal) followed by a PLL settling phase. The calibration step VCO\_cal must not be skipped during the system calibration. Hence it is important to ensure that cal\_cfg.vco\_cal\_cfg = 0 prior to entering PHY\_RDY state from IDLE. This is the default state and therefore only requires programming if skipping of the VCO\_cal was previously selected.

#### **IEEE802.15.4 TX TIMING AND CONTROL**

This section applies when IEEE 802.15.4 frame mode has been enabled (rc\_cfg.rc\_mode=0). Accurate control over the transmission slot timing is maintained by two delay timers (delay\_cfg1 .tx\_mac\_delay and delay\_cfg2 .mac\_delay\_ext), which introduces a controlled delay between the rising edge of the CSN signal following the RC\_TX command and the start of the transmit operation. Figure 14 illustrates the timing of the TX operation assuming that the ADF7242 was operating in PHY\_RDY, RX or TX state prior to the execution of an RC\_TX command.

If enabled the external PA interface is powered up prior to the synthesizer calibration in order to allow sufficient time for the bias servo to settle. Ramp-up of the PA is completed shortly before the overall MAC delay has elapsed. Following the completion of the PA ramp-up phase the transceiver enters TX state. The minimum and maximum time for the PA ramp-up to complete prior to the transceiver entering TX state given by parameter t35 in Table 6 also applies to IEEE 802.15.4 TX mode. If enabled an rc\_ready interrupt is generated at the transition point.

The radio controller first transmits the automatically generated preamble and SFD. If it has been enabled, an SFD interrupt is asserted at this point. The radio controller then reads the

TX\_BUFFER starting with the PHR byte and transmits its contents. Following the transmission of the entire frame, the radio controller turns the PA off, and asserts a tx\_pkt\_sent interrupt. Unless automatic operating modes have been configured the ADF7242 then automatically returns to state PHY\_RDY.



*Figure 14: Tx Timing and Control (IEEE 802.15.4 mode)* 



*Figure 15: Synthesizer calibration following RC\_TX* 

By default the synthesizer is re-calibrated each time an RC\_TX command is issued. Figure 15 shows the synthesizer calibration sequence that is performed each time the transceiver enters TX state. The total Tx MAC delay is defined by the combined delay configured with registers delay\_cfg1.tx\_mac\_delay and delay\_cfg2.mac\_delay\_ext. Both delay registers are programmable in steps of 1 μs. The default value of register delay\_cfg1.tx\_mac\_delay is the length of 12 IEEE 802.15.4- 2.4GHz symbols or 192 μs. The default value of delay\_cfg2.mac\_delay\_ext is 0 μs. Register delay\_cfg2.mac\_delay\_ext may be updated up to the time specified by parameter  $t_{27}$  in Table 4 following the assertion of the RC\_TX command while the delay defined by register delay\_cfg1.tx\_mac\_delay is elapsing. This allows a dynamic adjustment of the transmission timing for ACK frames for networks using slotted CSMA/CA. In order to ensure correct settling of the synthesizer prior to PA ramp-up, the total Tx MAC delay should not be programmed to a value shorter than specified by the PHY\_RDY or RX to TX timing specified in Table 1. The RC\_TX command may be aborted up to the time

specified by parameter  $t_{28}$  in Table 4 by means of issuing an RC\_PHY\_RDY, RC\_RX or RC\_IDLE command.

The VCO calibration (VCO\_cal) may be skipped if shorter turn-around times are required. Skipping the VCO calibration is possible if the channel frequency control word ch\_freq[23:0] has remained unchanged since the last RC\_PHY\_RDY, RC\_RX, RC\_CCA or RC\_TX command has been issued with VCO\_cal enabled. However, the initialization (Init), PLL settling and PA ramping phases are mandatory as the PLL bandwidth is changed between RX and TX operation. This is an option for single channel communication systems or the transmission of an ACK frame on the same channel. The VCO\_cal is skipped if cal\_cfg. vco\_cal\_cfg=3. In this case the tx\_mac\_delay may be reduced to 106 μs. The VCO calibration is executed if cal\_cfg. vco\_cal\_cfg=0.

### **IEEE 802.15.4 TX PACKET MODE**

IEEE 802.15.4 compatible mode with packet handler support is selected with rc\_cfg.rc\_mode=0. In this mode the ADF7242 radio controller automatically generates the IEEE 802.15.4 compatible preamble and SFD. The packet length (PHR) must be the first byte written to the TX\_BUFFER. It is stored in location txpb.tx\_packet\_base. The format of the frame in the TX\_BUFFER depends on whether the automatic FCS field generation has been disabled or not.

If the automatic FCS field generation has been disabled (pkt\_cfg.auto\_fcs\_off=1), the full frame including FCS must be written to the TX\_BUFFER. In this case, the number of bytes written to the TX\_BUFFER must be equal to the length specified in the PHR field.

If the automatic FCS field generation has been enabled (pkt\_cfg.auto\_fcs\_off=0), the FCS is automatically appended to the frame in the TX\_BUFFER. In this case, the number of bytes written to the TX\_BUFFER must be equal to the length specified in the PHR field minus two.



*Figure 16: Frame format of TX\_BUFFER* 

### **IEEE802.15.4 AUTO TX TURNAROUND MODE**

The ADF7242 features an automatic Rx to Tx turnaround mode when it is operating in IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0). The automatic Tx turnaround mode

Rev PrG. Page 23

facilitates the timely transmission of acknowledgement frames.





Figure 17 illustrates the timing of the automatic Tx turnaround mode. When enabled by setting register bit buffer\_cfg.auto\_tx\_turnaround the ADF7242 automatically enters TX state following the reception of a valid IEEE802.15.4 frame. After the combined Tx MAC delay (tx\_mac\_delay + mac\_delay\_ext) the ADF7242 is entering TX state and transmits the frame stored in the TX\_BUFFER. After the transmission is complete, the ADF7242 enters PHY\_RDY state. The user MCU has up to t<sub>28</sub> after a frame has been received to cancel the TX operation by means of issuing an RC\_IDLE, RC\_PHY\_RDY or RC\_RX command.

### **GFSK/FSK TX TIMING AND CONTROL**

For GFSK/FSK Tx operation (rc\_cfg.rc\_mode=3) the ADF7242 must be configured for SPORT operation. Please refer to section SPORT Interface for details.

Figure 18 illustrates the timing of the TX operation in GFSK/FSK Tx SPORT mode. Following the transition into TX state the radio controller starts to shift serial data from the SPORT interface into the modulator until the TX state is left with an appropriate command. Since the packet composition is entirely under user control, no tx\_sfd and tx\_pkt\_sent interrupts are generated.



*Figure 18: Tx Timing and Control (GFSK/FSK SPORT mode)* 

The calibration sequence shown in Figure 15 in section IEEE802.15.4 Tx Timing and Control is fully applicable for GFSK/FSK Tx SPORT mode.

#### **POWER AMPLIFIER**

The integrated power amplifier (PA) is connected to RF ports RFIO2P and RFIO2N. It is equipped with a built-in harmonic filter to simplify the design of the external harmonic filter. The output power of the PA is set with register extpa\_msc.pa\_pwr with a nominal step size of 2 dB. The step size increases at the lower end of the control range. The step size may decrease at the upper end of the control range due to compression effects.

#### **PA RAMPING CONTROLLER**

The PA ramping controller of the ADF7242 minimises spectral splatter generated by the transmitter. Upon entering TX state the ramping controller automatically ramps the output power of the PA from the minimum output power to the specified nominal value. Transmission of the packet commences after the ramping phase. When the transmission of the telegram is complete or the TX state is left, the PA is turned off immediately.



*Figure 19: PA ramping profile* 

Figure 19 illustrates the shape of the PA ramping profile and its timing. It follows a linear-in-dB shape. The nominal output power of the PA is configured with register extpa\_msc.pa\_pwr. The ramp rate is specified with register pa\_rr.pa\_ramp\_rate according to the equation

 $t$ \_ramp =  $2^{pa$ <sub>\_rr.pa\_ramp\_rate</sub>  $\cdot$  2.4ns  $\cdot$  extpa\_msc.pa\_pwr

The ramp rate is irrespective of the output power setting and hence the ramp time depends on extpa\_msc.pa\_pwr.

### **EXTERNAL PA INTERFACE**

The ADF7242 has an integrated biasing block for external PA circuits. It is especially suitable for external PA circuits based on a single GaAs MOSFET, and a wide range of integrated PA modules. The key elements are a switch between pins VDDBAT and PAVSUP, a 5 bit DAC and a bias servo loop, all of which are controlled by control logic.



*Figure 20: External PA interface* 

Rev PrG. Page 24

This interface is enabled either under direct control of the MCU by setting pd\_aux.extpa\_bias\_en=1 while

ext\_ctrl.extpa\_auto\_en=0, or automatically while the ADF7242 is in TX state. Automatic mode is enabled by setting ext\_ctrl.extpa\_auto\_en=1. When ext\_ctrl.extpa\_auto\_en=1 the MCU should not alter the configuration of pd\_aux.extpa\_bias\_en.

The reference current source for the DAC is controlled with extpa\_msc.extpa\_bias\_src. If extpa\_msc.extpa\_bias\_src=0 the current is derived from the external bias resistor. If extpa\_msc.extpa\_bias\_src=1 the current is derived from the internal reference generator. The first option is more accurate and is recommended whenever possible.

The function of the two pins PAVSUP and PABIAOP depend on mode selected with extpa\_msc.extpa\_bias\_mode as shown in Table 11.

Mode Options:

Mode 0: Allows supply to an external circuit to be switched on or off. This is useful for circuits which have no dedicated power down pin and or have a high power-down current.

Mode 1: Allows supply to an external circuit to be switched on or off. In addition the PABIOP pin acts as a programmable current source. A programmable voltage may be generated if a suitable resistor is connected between PABIAOP and GND.

Mode 2: Allows supply to an external circuit to be switched on or off. In addition the PABIOP pin acts as a programmable current sink. A programmable voltage may be generated if a suitable resistor is connected between PABIAOP and VDDBAT.

Mode 3: Same as mode 1, except that the switch between PAVSUP and VDDBAT is open, and the PAVSUP pin can be used for a different purpose.

Mode 4: Same as mode 2, except that the switch between PAVSUP and VDDBAT is open, and the PAVSUP pin can be used for a different purpose.

Mode 5: Intended for a PA circuit based on a single external FET. The supply voltage is controlled through the PAVSUP pin in order to ensure a low leakage current in power down state. The bias servo controls the gate bias voltage of the external FET such that the current through the supply switch is equal to a reference current. The reference current for bias servo is generated by the current DAC. In this mode, the bias servo expects the current in the FET to increase with increasing voltage at the PABIAOP output.

Mode 6: Same as mode 5 except that the bias servo expects the current in the FET to increase with decreasing voltage at the PABIAOP output.

### **Table 11: PA Interface**



Note<sup>1</sup> auto enabled when ext\_ctrl.extpa\_auto\_en=1



Figure 21. Typical External PA applications circuit

## RF PORT CONFIGURATIONS/ ANTENNA DIVERSITY

ADF7242 is equipped with two fully differential RF ports. Port 1 is capable of receiving while port 2 is capable of receiving or transmitting. RF port 1 is comprised of pins RFIO1P and RFIO1N, RF port 2 is comprised of pins RFIO2P and RFIO2N. Only one of the two RF ports can be active at any one time.

The availability of two RF ports facilitates the use of switched antenna diversity and results in a simplified application circuit if the ADF7242 is connected to an external LNA and/or PA. Port selection for receive operation is configured through register rxfe\_cfg.lna\_sel.



Figure 22.RF interface configuration options (A: single antenna; B: antenna diversity; C: external LNA/PA; D: dipole antenna)

Configuration A: Single antenna connected to RF port 2. This selection is made by setting pa\_cfg.pa\_controller\_en=2 and rxfe\_cfg.lna\_sel=1.

Configuration B: Dual antenna configuration suitable for switched antenna diversity. For receive antenna diversity the link margin is maximised by selecting the optimum antenna based on the RSSI level of the desired signal received with each antenna. As an additional parameter the measured link quality may be considered (lrb.lqi\_readback).

Suitable algorithms for the selection of the optimum antenna depend on the particulars of the underlying communication system. Switching between antennae is likely to cause a short interruption of the received data stream. Hence it is advisable to synchronise the antenna selection phase with the packet timing. In a static communication system it is often sufficient to select the optimum antenna once during setup.

Configuration C: Connecting an external PA and/or LNA is possible with a single external RX/TX switch. The PA is configured to transmit on RF port 2 (pa\_cfg.pa\_controller\_en =2). RF port 1 is configured as the receive input (rxfe\_cfg.lna\_sel=0).

ADF7242 provides two signals, RXEN and TXEN to automatically enable an external LNA and/or a PA. TXEN and RXEN outputs are enabled by setting ext\_ctrl.txen\_en=1 and ext\_ctrl.rxen\_en=1, respectively. TXEN and RXEN signals have positive polarity. The ADF7242 outputs a logic HI level at the TXEN pin while in TX state and a logic LO level while in any other state. The same rules apply for the RXEN pin while RX state is active.

The RXEN and TXEN outputs have high impedance in SLEEP state. Hence appropriate pull-down resistors must be provided to define the correct state of these signals during power down. Refer to section on External PA Interface for further details on use of an external PA.

Configuration D: similar to configuration A, except that a dipole antenna is used. In this case a balun is not required.

## RECEIVER

### **Rx operating Modes**

The ADF7242 is capable of receiving IEEE 802.15.4-2.4 GHz compliant signals, as well as GFSK/FSK signals with bitrates specified in Table 10. It is recommended, but not required to operate the receiver with the modulation properties given in Table 10. The packet format and operating mode is configured with register rc\_cfg.rc\_mode. The choice is between an IEEE 802.15.4 compliant mode with packet handler support, a continuous IEEE 802.15.4 SPORT mode, and a GFSK/FSK SPORT mode. The SPORT modes are explained in more detail in section SPORT Interface.

The data rate is set with registers dr0.data\_rate\_high and dr1.data\_rate\_low as documented in the register map. It must be set to 2000 kbps in IEEE 802.15.4 mode, which is the default value.

### **IEEE802.15.4 RX TIMING AND CONTROL**

The IEEE802.15.4 operating mode is configured with rc\_cfg.rc\_mode=0 for packet mode, and rc\_cfg.rc\_mode=2 for IEEE802.15.4 Rx SPORT mode. Please see section SPORT Interface for details on the operation of the SPORT interface. By default ADF7242 performs a synthesizer and an RX path calibration immediately after it has received an RC\_RX command. The transition into RX state occurs after the Rx MAC delay has elapsed. The total Rx MAC delay is determined by the sum of the delay times configured in registers delay\_cfg0.rx\_mac\_delay and delay\_cfg2.mac\_delay\_ext. Both registers are programmable in steps of 1 μs. For IEEE802.15.4 Rx operation the parameter delay\_cfg2.mac\_delay\_ext is typically set to 0. It can however be dynamically used to accurately align the Rx slot timing. If the programmed delay time is shorter than the RX path calibration time, the radio controller enters RX state immediately after the RX path calibration has been completed.

The transition into RX state enables the search for a valid SFD (IEEE 802.15.4 mode). Any data prior the state change is ignored. If enabled, the transition also causes the assertion of an rc\_ready interrupt.



*Figure 23: Rx Timing and Control (IEEE 802.15.4 mode)* 

When cca\_cfg1.rx\_auto\_cca=1 a CCA measurement is started at the same time. The radio controller asserts a cca\_complete interrupt once the CCA result is available in the status word. Upon detection of the SFD or sync word, the radio controller asserts an rx\_sfd interrupt, which may be used by the MCU for synchronization purposes. Per default the ADF7242 transitions into state PHY\_RDY once a valid frame has been received into the RX\_BUFFER and if enabled an rx\_pkt\_rcvd interrupt is asserted. This mechanism protects the integrity of the RX\_BUFFER. The RX state may be exited at any time by means of an appropriate radio controller command.

Figure 23 shows the timing sequence for IEEE802.15.4 packet mode (rc\_cfg.rc\_mode=0). The only difference between the timing sequence for IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0), and IEEE 802.15.4 continuous mode (rc\_cfg.rc\_mode=2) is that no rx\_pkt\_rcvd interrupt is generated and no automatic transition into state PHY\_RDY occurs in rc\_cfg.rc\_mode=2.

### **GFSK/FSK RX TIMING AND CONTROL**

GFSK/FSK Rx mode is enabled by setting rc\_cfg.rc\_mode=3. Please see section SPORT Interface for details on the operation of the SPORT interface. Figure 24 shows the timing and control sequence for GFSK/FSK mode. Although similar, there are a few differences in comparison to the IEEE802.15.4 mode.

In order to accommodate the longer channel offset voltage acquisition time required for GFSK/FSK reception, the total Rx MAC delay must be set to 320 μs. Assuming that parameter delaycfg0.rx\_mac\_delay remains at the default delay setting of 192 μs this requires parameter delaycfg1.mac\_delay\_ext to be set to 128 μs. Optimal receiver performance is achieved when no input signal is present during the Rx MAC delay.

Following the Rx MAC delay, the transceiver enters the RX state. Depending on the setting of register gp\_cfg.gpio\_config the transceiver starts to search for a valid preamble/sync word combination or starts to output data on the SPORT interface immediately. Please refer to section SPORT Interface for details.

When enabled an rx\_sfd interrupt is asserted when a preamble followed by the correct sync word has been received. Please note however that the framing signal appearing on the IRQ2\_TRFS\_GP2 output is more timing accurate than the rx\_sfd interrupt. In GFSK/FSK SPORT mode no rx\_pkt\_rcvd interrupt is generated, and a command to enter an alternative state must be issued in order to exit the RX state.



*Figure 24: Rx Timing and Control (GFSK/FSK mode)* 

### **RX GFSK/FSK DEMODULATOR**

Figure 25 shows a block diagram of the Rx demodulator. The correlator demodulator must be configured with register dm\_cfg0.discriminator\_bw to match the deviation frequency of the received signal. For applications with low data rates, the frequency error between the local oscillator of the transmitter and receiver can be a significant fraction of the deviation frequency. This frequency error must be considered when optimizing the demodulator setting in order to ensure reliable operation. Please refer to the register map for recommended settings for register dm\_cfg0.discriminator\_bw. For GFSK/FSK mode AFC may be used to improve frequency error tolerance.



*Figure 25: Structure of Rx demodulator* 

The digital post demodulator filter removes excess noise from the demodulator output. Its bandwidth is programmable with register dm\_cfg1.postdemod and must be optimized for a particular data rate. If the bandwidth is set too narrow, performance degrades due to intersymbol interference. If the bandwidth is set too wide, performance degrades due to excess noise. The register map lists settings for the recommended modulation formats.

An oversampled digital clock and data recovery (CDR) PLL is used to resynchronize the received bit stream to a local clock. The data rate of the CDR must be configured with register dr.data\_rate. The gain of the CDR PLL is set with register cdr\_cfg.cdr\_kvco. The register map lists settings for the recommended modulation formats. The maximum data rate tolerance of the CDR depends on the number of data transitions in the received packet. A maximum tolerance of tbd ppm is achieved for a 101010 preamble. This tolerance is reduced during the recovery of the remainder of the packet where data

transitions may not occur on regular intervals. To maximize the data rate tolerance of the CDR, some form of encoding and/or data scrambling is recommended, so that a number of transitions are guaranteed at regular intervals.

The CDR is designed for fast acquisition of the recovered symbols during the preamble and typically achieves bit synchronization within five symbol transitions.

### **RX PATH CALIBRATION**

The RX path is calibrated each time an RC\_RX command is issued. The sequence is identical for IEEE802.15.4 and GFSK/FSK mode of operation; the timing parameters however are different. Figure 26 outlines the synthesizer and RX path calibration sequence and timing for the IEEE802.15.4 mode of operation. Figure 27 shows the same for GFSK/FSK mode of operation.

The calibration step VCO\_cal is omitted by setting cal\_cfg.vco\_cal\_cfg=3, which is an option if the value of ch\_freq[23:0] remains unchanged during transitions between states PHY\_RDY, RX or TX. The PLL settling phase is always required since the PLL bandwidth changes between Rx and Tx operation. The static offset correction phase (OCL\_stat) and dynamic offset correction phase (OCL\_dyn) are also mandatory.





*Figure 27: RX path calibration, GFSK/FSK mode* 

### **BASEBAND FILTER**

The bandwidth of the analog baseband filter is programmable from 600 kHz to 1500 kHz in 100 kHz steps through register rxfe\_cfg.rxbb\_bw\_ana. The bandwidth of the digital filter may be set with registers iirf\_cfg.iir\_stage1\_bw and

Rev PrG. Page 28

iirf\_cfg.iir\_stage2\_bw. The recommended settings for the analog and digital filter stage shown in the register map are based on the modulation parameters shown in Table 10 assuming a crystal frequency tolerance of +/-20 ppm for GFSK/FSK and +/-40 ppm for IEEE 802.15.4 mode. Depending on the application an optimization of the filter parameters may help to improve the receiver performance. Any changes of register rxfe\_cfg.rxbb\_bw\_ana only take effect on transition from IDLE to PHY\_RDY state.

### **AGC**

The ADF7242 AGC circuit features fast overload recovery and sliding bandwidth averaging for fast preamble acquisition and optimum utilization of the dynamic range of the receive path.

The radio controller automatically enables the AGC when the transceiver enters RX state. The optimum configuration parameters depend on the selected datarate, the modulation format, and the configuration of the RX path offset correction loop. The register map documents recommended settings for all AGC configuration registers based on the modulation parameters shown in Table 10.

Status bit agcstat.agc\_settled may be read back to determine if the AGC has settled or is in a transient state. Configuration bit agc\_cfg1.agc\_lock may be used to freeze the AGC after the reception of the packet header for the duration of the remainder of the packet.

### **OCL (OFFSET CORRECTION LOOP)**

The ADF7242 is equipped with an offset correction loop (OCL), which operates differently in IEEE802.15.4 and GFSK/FSK mode. In the IEEE802.15.4 modes (rc\_cfg.rc\_mode=0 and rc\_cfg.rc\_mode=2) the OCL operates in a continuous fashion and is not constrained by any packet timing or synchronization requirements. In GFSK/FSK mode ( $rc \text{ cfg.rc} \text{ mode}=3$ ) the OCL is active only during the Rx path calibration. After acquiring the offset voltage in the Rx path, the OCL is frozen until the next RC\_RX command is issued. This scheme is well suited for FHSS communication system and allows the ADF7242 to maintain full sensitivity independent of packet formatting constraints. However, since the offset voltages in the Rx path are subject to drift, it imposes an upper limit on the channel dwell time. When operating in GFSK/FSK mode, it is recommended to re-issue the RC\_RX command at least every 400ms.

Default settings for the different operating modes are listed in the register map (registers ocl\_bw0, ocl\_bw1, ocl\_bw2, ocl\_bw3, ocl\_bw4, ocl\_bws, ocl\_cfg1, ocl\_cfg13).

### **RSSI**

The RSSI readback value is continuously updated while the ADF7242 is in RX state. The result is provided in register rrb.rssi\_readback in dBm using signed 2's compliment notation. The RSSI averaging window is synchronized with the start of

the active RX phase at the end of the rx\_mac\_delay following an RC\_RX command. The RSSI averaging time is programmable with register agc\_cfg5.rssi\_avg\_time, and depends on the AGC update rate according to the following dependency:

T\_avg\_rssi = 77ns  $*$  2  $\land$  (2 + agc\_cfg5.agc\_filt1\_tavg + agc\_cfg6.agc\_filt2\_tavg2 + agc\_cfg5.rssi\_avg\_time)

In IEEE 802.15.4 mode the default RSSI averaging period of 128 μs, or 8 symbol periods must be used for compliance. If the ADF7242 is operating in IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0), and pkt\_cfg.auto\_fcs\_off=0, the RSSI of received frames is measured and stored together with the frame in the RX\_BUFFER. The RSSI is measured in a window with a length of 8 symbols immediately following the SFD. The results are then stored in place of the first byte of the FCS of the received frame in the RX\_BUFFER.

For GFSK/FSK the optimum RSSI averaging time is application dependent. The default settings should be appropriate for most applications.

 It is possible to compensate systematic errors of the measured RSSI value and/or production tolerances through adjusting the RSSI offset value in register agc\_cfg5.rssi\_offs in one decibel steps.

### **CCA**

The CCA function of the ADF7242 complies with CCA Mode 1 as per IEEE 802.15.4. It is also applicable for GFSK/FSK mode of operation.

A CCA can be specifically requested by means of an RC\_CCA command or automatically obtained when the transceiver enters the RX state. In both cases the start of the CCA averaging window is defined by the instant the RC\_CCA or RC\_RX command is issued and the delay configured in registers delaycfg0.rx\_mac\_delay and delaycfg2.mac\_delay\_ext. The CCA result is determined by comparing cca1.cca\_thres against the average RSSI value measured throughout the CCA averaging window. If the measured RSSI value is less than the threshold value configured in cca.cca\_thres, then the CCA\_RESULT bit in the status word is set, otherwise it is reset. The cca\_complete interrupt is asserted when the CCA\_RESULT bit in the status word is valid.

Figure 28 shows the timing sequence of the RC\_CCA controlled CCA request when configuration bit cca2.continuous\_cca=0. Following the RC\_CCA command the transceiver starts the CCA observation window after the delay specified by the sum of delaycfg0.rx\_mac\_delay and delaycfg2.mac\_delay\_ext has elapsed. The restrictions and conventions outlined in section IEEE802.15.4 Tx Timing and Control or GFSK/FSK Tx Timing and Control fully apply. A cca\_complete interrupt is asserted at the end of the CCA averaging window and the transceiver enters PHY\_RDY state.



*Figure 28: CCA timing sequence, cca2.continuous\_cca=0* 



#### *Figure 29: CCA timing sequence, cca2.continuous\_cca=1*

When configuration bit cca2.continuous cca=1, the transceiver remains in CCA state and continues to calculate CCA results repeatedly until a RC\_PHY\_RDY command is issued. This case is illustrated in Figure 29. The first cca\_complete interrupt occurs when the first CCA averaging window after the Rx MAC delay has elapsed. The transceiver then repeatedly restarts the CCA averaging window each time a cca\_complete interrupt is asserted. This configuration is useful for longer channel scans, either by immediately evaluating the CCA\_RESULT bit to identify if the configured CCA RSSI threshold value has been exceeded during a CCA averaging period, or by reading the RSSI value rrb.rssi\_readback value after each cca\_complete interrupt and processing the value in the user MCU. As indicated in Figure 29 the RSSI readback value in the rrb.rssi\_readback register holds the results of the previous RSSI measurement cycle throughout the CCA averaging window and is updated only shortly before the cca\_complete interrupt is asserted.

The RSSI averaging time is programmable with register agc\_cfg5.rssi\_avg\_time according to Table 12. While operating the transceiver in IEEE802.15.4 mode, setting agc\_cfg5.rssi\_avg\_time=2 is required for compatibility.





### **LINK QUALITY INDICATION**

The link quality indication (LQI) is defined in the IEEE 802.15.4 standard as a measure of the signal strength and signal quality of a received IEEE 802.15.4 frame. The ADF7242 makes several measurements available from which an IEEE 802.15.4 compliant LQI value can be calculated in the MCU. The first parameter is the RSSI value, which has been discussed previously.

The second parameter required for the LQI calculation may be read from register lrb.lqi\_readback, which contains an 8-bit value representing the quality of a received IEEE 802.15.4 frame. It increases monotonically with the signal quality, and must be scaled to comply with the IEEE 802.15.4 standard.

If the ADF7242 is operating in IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0), and pkt\_cfg.auto\_fcs\_off=0, the LQI of a received frame is measured and stored together with the frame in the RX\_BUFFER. The LQI is measured immediately following the SFD, and stored in place of the second byte of the FCS of the received frame in the RX\_BUFFER.

### **GFSK SYNC WORD AND PREAMBLE**

In GFSK/FSK mode (rc\_cfg.rc\_mode=3) the ADF7242 supports automatic detection of a sync word or ID field with a length of up to 24 bits and up to 3 bit tolerated mismatches. This feature can be used to alert the MCU that a valid sync word has been detected, which relaxes computational requirements and hence the overall power consumption.

When rc\_cfg.rc\_mode=3, the output bit stream in SPORT mode is gated with the sync word match signal. Any data output prior to detection of a sync match is inhibited. The data output commences with the first bit following the sync word, which can relax computational overhead in some MCUs and DSPs.

To activate sync word detection, field sync\_word[23:0] must be programmed in registers sync\_w0, sync\_w1, and sync\_w2. The length of the sync word is then configured in register sync\_cfg.sync\_len. During the comparison the MSB is always considered first. Sync word detection is disabled if sync\_cfg.sync\_len=0. An error tolerance parameter can be programmed in register sync\_cfg.sync\_tol that accepts a valid match when up to 3 bits of the word are incorrect. An rx\_sfd interrupt is raised on detection of a match with the synchronization word. Please note that update of variables sync\_word[23:0], sync\_len or sync\_tol only takes effect after a RC\_RX command.

The ADF7242 sync word detection algorithm first searches for a valid preamble sequence. A '01' pattern must be used for the preamble. Once at least 24 valid preamble bits have been received the ADF7242 starts to search for the actual sync word. However, it must be considered that the preamble is not received correctly while the AGC acquires the signal. When using the AGC parameters given in the register map, an AGC

Rev PrG. Page 30

### acquisition of typically 25 μs is achieved. Hence for GFSK at 2 Mbps for example, at least 50 preamble bits are required to achieve correct signal acquisition. Therefore for 2 Mbps at least 50+24=74 preamble bits are required for correct operation of the sync word detection feature. For GFSK at 62.5 kbps on the other hand, the symbol period is 16 μs and hence only 2 preamble bit are required for correct signal acquisition. In this case a minimum of 2+24=26 preamble bits are required.

### **AFC**

The ADF7242 is equipped with a fully automatic real-time AFC function. It is used to maintain an optimal link budget in the presence of frequency errors between the local oscillators of receiver and transmitter. AFC is operational in GFSK/FSK mode only. The AFC circuit monitors the frequency error of the received signal at the output of the FSK discriminator. The frequency of the synthesizer is adjusted based on the measured frequency error by a proportional-integral (PI) control loop.

Setting afc\_cfg.afc\_mode=3 enables AFC operation with automatic preamble locking. The frequency correction is active until 35 valid preamble bits have been detected in the received bitstream. Subsequently the AFC loop is locked and freezes the correction value determined during the preamble phase. The lock remains active until the next RC\_RX command is issued. The frequency error readback word in register afc\_read.afc\_freq\_error is continuously updated while the AFC is locked.

The settings for the control loop parameters afc\_ki\_kp.afc\_ki and afc\_ki\_kp.afc\_kp are dependent on the datarate. Optimal values for each datarate are listed in the register map. The bandwidth of the closed-loop transfer function of the AFC loop and hence the AFC settling time is weakly dependent on the datarate. While the fastest AFC settling time occurs at the highest datarate, the lowest number of preamble bits required for complete AFC settling occurs at the lowest datarate. As a simple rule 32 valid preamble bits are required for AFC settling under worst case conditions irrespective of the selected datarate. This allows the calculation of the minimum number of preamble bits when using AFC. The calculation must consider the AGC acquisition time, which is typically 25 μs irrespective of the datarate. At 2 Mbps, a preamble of at least ceiling (25 μs /  $(0.5 \mu s + 32)$  bits = 82 bits is required. At 62.5 kbps this reduces to ceiling  $(25 \mu s / 16 \mu s + 32)$  bits = 34 bits.

The maximum correction range is programmable in 1 kHz steps with register afc\_range.max\_afc\_range. The maximum AFC correction range is the frequency difference between the upper and lower limit of the AFC tuning range. This range is centered symmetrically around the nominal synthesizer frequency set with the frequency control word ch\_freq[23:0].

The adjacent channel rejection (ACR) performance of the receiver can be degraded when AFC is enabled and the AFC correction range is close to twice the effective baseband bandwidth configured with registers rxfe\_cfg.rxbb\_bw\_ana, iirf\_cfg.iir\_stage1\_bw and iirf\_cfg.iir\_stage2\_bw. The setting of register afc\_range.max\_afc\_range can be optimised to find the best trade-off between correction range and ACR.

### **IEEE802.15.4 non standard SFD**

An alternative to the standard IEEE 802.15.4 SFD byte may optionally be selected by the user. The default setting of register sfd\_15\_4.sfd\_symbol\_1/sfd\_symbol\_2 is the standard IEEE 802.15.4 SFD. If the user programs this register with an alternative value, this will be used as the SFD in receive and transmit in IEEE 802.15.4 mode.

### **IEEE 802.15.4 RX PACKET MODE**

IEEE 802.15.4 mode with paket handling support is selected when rc\_cfg.rc\_mode=0. The RX\_BUFFER will be overwritten when the ADF7242 has entered RX state following an RC\_RX command and an SFD is detected. The SFD is stripped off the incoming frame, and all data following and including the frame length (PHR) is written to the RX\_BUFFER.





If pkt\_auto\_fcs\_off=1, then the FCS of the incoming frame is stored in the RX\_BUFFER. Once the entire frame has been received an rx\_pkt\_rcvd interrupt is asserted irrespective of the correctness of the FCS. If pkt\_auto\_fcs\_off=0, the radio controller calculates the FCS of the incoming frame according to the FCS polynominal defined in the IEEE 802.15.4 standard,

$$
G_{16}(x) = x^{16} + x^{12} + x^5 + 1
$$

and compares the result against the FCS of the incoming frame. An rx\_pkt\_rcvd interrupt is asserted only if both FCS fields match. The FCS is not written to the RX\_BUFFER, but replaced with the measured RSSI and LQI values of the received frame.

The behavior of the radio controller following the reception of a frame may be configured with buffercfg.rx\_buffer\_mode. With the default setting buffercfg.rx\_buffer\_mode=0, the part reverts automatically to PHY\_RDY once an rx\_pkt\_rcvd interrupt condition occurs. Since a new frame is always written to the RX\_BUFFER starting from address rxpb.rx\_packet\_base, this mode prevents the RX\_BUFFER being overwritten by the next

frame prior to the MCU having read it from the ADF7242. Please note that reception of the next frame is inhibited until the Rx synchronization delay following an RC\_RX command has elapsed.

If buffercfg.rx buffer  $mode=1$ , the part remains in RX state and the reception of the next packet is enabled a MAC delay period after frame has been written to the RX\_BUFFER. Depending on the network setup, this mode can cause an unnoticed violation of the RX\_BUFFER integrity, should a frame arrive prior to the MCU having read the frame from the RX\_BUFFER.

If buffercfg.rx\_buffer\_mode=2, the reception of frames is disabled. This mode is useful for RSSI measurements and CCA, if the contents of the RX\_BUFFER are to be preserved.

### **IEEE802.15.4 AUTO RX TURNAROUND MODE**

The ADF7242 features an automatic Tx to Rx turnaround mode when operating in IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0). The automatic Rx turnaround mode facilitates the timely reception of acknowledgement frames.



*Figure 31: Auto Rx Turnaround Mode* 

Figure 31 illustrates the timing of the automatic Rx turnaround mode. When enabled by setting register bit buffer\_cfg.auto\_rx\_turnaround the ADF7242 automatically enters RX state following the transmission of an IEEE802.15.4 frame. After the combined Rx MAC delay (rx\_mac\_delay + mac\_delay\_ext) the ADF7242 enters RX state and is ready to receive a frame into the RX\_BUFFER. Subsequently once a valid IEEE802.15.4 frame has been received, the ADF7242 enters PHY\_RDY state. Apart from the automatic transition the normal functionality of the RX and TX states is available.

## AUXILLARY FUNCTIONS

### **Temp Sensor**

To perform a temperature measurement the MEAS state is invoked using command RC\_MEAS. The result may be read back from register adc\_rbk.adc\_out.

The die (ambient) temperature is calculated as follows:

teta =  $-174.6$  °C +  $4.05$  °C  $\cdot$  adc\_rbk.adc\_out

### **BATTERY MONITOR**

The battery monitor features very low power consumption and may be used in parallel with any mode of operation, except SLEEP state. The battery monitor generates a batt\_alert interrupt for the MCU when the battery voltage drops below the programmed threshold voltage. The default threshold voltage is 1.7 V, and can be increased in 62 mV steps to 3.6 V with register bm\_cfg.battmon\_voltage. In order to avoid the repetitive generation of IRQ conditions the threshold setting in register bm\_cfg.battmon\_voltage may be increased once the battery alert condition has occurred for the first time.

## INTERFACE

### **SERIAL CONTROL INTERFACE**

#### **General Characteristics**

The ADF7242 is equipped with a 4 wire SPI interface, using pins SCLK, SO, SI and CSN. The ADF7242 always acts as a slave. Figure 32 shows an example connection diagram between MCU and ADF7242. The diagram also shows the direction of the signal flow for each pin. The SPI interface is active and the SO output enabled only while the CSN input is low. The interface uses a word length of 8 bits, which is compatible with the SPI hardware of most MCUs. The data transfer through the SPI interface occurs with the most significant bit first. The SI input is sampled at the rising edge of SCLK. As commands or data is shifted in from the SI input at the SCLK rising edge, the status word or data is shifted out at the SO pin synchronous with the SCLK clock falling edge. If CSN is brought low, the

MSB of the status word appears on the SO output without the need for a rising clock edge on the SCLK input.



Figure 32. SPI interface connection



Figure 35: Memory (register or Packet RAM) Block Read





#### **Wake-up from SLEEP state**

The MCU can bring CSN low at any time in order to wake the ADF7242 from SLEEP state. After bringing CSN low, it must wait until the SO output (spi\_ready flag) goes high prior to accessing the SPI port. This delay reflects the start-up time of the ADF7242. Once the SO output is high, the voltage regulator of the digital section and the crystal oscillator have stabilized. Unless the chip was in SLEEP state, the SO pin will always go high immediately after taking CSN low.

#### **Command Access**

The ADF7242 is controlled through commands. Command words are single byte instructions, which control the state transitions

of the radio controller and access to the Registers and Packet RAM. The complete list of valid commands is given in Table 13. Commands with the RC prefix are handled by the radiocontroller, whereas commands with the SPI prefix are handled independently. Thus SPI commands can be issued independent of the state of the radio controller.

A command is initiated by bringing CSN low and shifting in the command word. The CSN input must be brought high again once a command, including any parameters has been shifted into the ADF7242 in order to enable the recognition of successive command words (see Figure 39)

### **Table 13: Command list**



The execution of certain commands by the radio controller can take some time, during which the radio controller unit is busy. Prior to issuing a radio controller command it is therefore necessary to read the status word in order to determine if the ADF7242 is ready to accept a new radio controller command. This is best accomplished by shifting in SPI\_NOP commands, which will cause the status words to be shifted out. In order to take the burden of repeatedly polling the status word off the MCU for complex commands such as RC\_RX, RX\_TX and RC\_PHY\_RDY, the IRQ handler can be configured to generate an rc\_ready interrupt. Please refer to the section on interrupts for details. Otherwise the user may programme timeout periods according to the command execution times provided.

### **Status Word**

The RC\_STATUS field in the status word reflects the current state of the radio controller. The RC\_STATUS value is identical to the contents of register rc\_state. Per definition RC\_STATUS reflects the state of a completed state transition. During the state transition RC\_STATUS maintains the value of the state in which the state transition was invoked.

#### **Table 14: SPI status word**



#### **Memory Map**



#### Figure 40. Memory Map

The ADF7242 contains three main blocks of memory. The BBRAM and MCR registers are programmed to configure the part. The BBRAM is used to maintain device configuration settings needed at wake up from sleep mode by the wake up timer. Contents of MCR and Packet RAM are reset during SLEEP state. The Packet RAM is used to hold received data and data to be transmitted. The value of register rxbp.rx\_pkt\_base determines the start address for storing received data. The value of register txpb.tx\_pkt\_base determines the start address of data to be transmitted.

#### **Writing to the ADF7242**

Registers may be written to by invoking the SPI\_MEM\_WR or SPI\_MEMR\_WR commands. An 11 bit address, reg\_address[10:8] is used to identify registers or locations in ADF7242 memory space. The most significant 3 bits of the address, reg\_address[10:8] are incorporated into the command by adding them to the LSBs of the command word. Thus for example if reg\_address[10:8] =3 then the SPI\_MEM\_WR command is 0x18+reg\_address[10:8] =0x1B. These commands are followed by the remaining 8 bits of the register address, reg\_address[7:0] and the data to be written to it. In the case of SPI\_MEM\_WR if more than one data byte is written, the write address is automatically incremented for every byte sent until CSN =1 terminates the command. Figure 33 illustrates the access sequence for this command. In the case of SPI\_MEMR\_WR the lower 8 bits of the next address are entered followed by the data for that address until all required addresses within that block are written as shown in Figure 37.

Command SPI\_PKT\_WR provides pointer-based write access to the Packet RAM. The address of the location written to is calculated from the base address in txpb.tx\_pkt\_base plus an index. The index is zero for the first data word following the command word, and is auto-incremented for each

consecutive data word written. The first data word following a SPI\_PKT\_WR command is thus stored in the location with the address txpb.tx\_pkt\_base, the second in Packet RAM location with address txpb.tx\_pkt\_base +1 and so forth. This feature makes this command efficient for bulk writes of data which recurrently begin at same address. Figure 34 shows the access sequence for command SPI\_PKT\_WR. It is also possible to access the Packet RAM with the SPI\_MEM\_WR and SPI\_MEMR\_WR commands, which facilitates the modification of individual elements of a packet in the Rx and TX\_BUFFER without the need to download and upload an entire packet. The address location of a particular byte in the RX\_BUFFER and TX\_BUFFER in the Packet RAM is determined by adding the relative location of a byte to the address pointer rxpb.rx\_base\_pointer or txpb.tx\_base\_pointers, respectively.

Some configuration bits in the MCR are accessed by the radio controller during normal operation and are marked as RC\_CONTROLLED in the register map. These registers should only be written to in IDLE state and RC\_CONTROLLED bits should be set to their default values.

#### **Reading from the ADF7242**

Registers are read by invoking the SPI\_MEM\_RD or SPI\_MEMR\_RD command. The most significant 3 bits of the address, reg\_address[10:8] to be read are incorporated into the command word. Thus for example if the 3 MSBs of the address to be read are reg\_address[10:8] =3 then the SPI\_MEM\_RD command is 0x38+reg\_address[10:8] =0x3B. These commands are followed by the remaining 8 bits of the address to read and then 2 dummy byte SPI\_NOP commands. The first byte available after writing the address should be ignored, with the second byte constituting valid data. In the case of SPI\_MEM\_RD by shifting in additional dummy bytes the address of the location being read is automatically incremented. In the case of SPI\_MEMR\_RD the lower 8 bits of the next address within that memory block to be read should be entered followed by two dummy byte SPI\_NOP commands. Again the first byte available after writing the address should be ignored, with the second byte constituting valid data. Figure 38 illustrates this command access sequence.

Command SPI\_PKT\_RD provides pointer based read access from the Packet RAM. The address of the location to be read is calculated from the base address in rxpb.rx\_pkt\_base plus an index. The index is zero for the first readback word. It is autoincremented for each consecutive SPI\_NOP command. The first data byte following a SPI\_PKT\_RD command is invalid and should be ignored. Figure 35 shows the access sequence for command SPI\_PKT\_RD.

It is also possible to read the Packet RAM using commands SPI\_MEM\_RD, and SPI\_MEMR\_RD. This allows individual elements of a packet in the RX\_BUFFER and TX\_BUFFER to

be read without the need to download the entire packet. The address location of a particular byte in the Rx and TX\_BUFFER in the Packet RAM is determined by adding the relative

location of a byte to the address pointer rxpb.rx\_base\_pointer or txpb.tx\_base\_pointers, respectively.

### **SPORT INTERFACE**

The SPORT interface is a high speed synchronous serial interface suitable for interfacing to a wide variety of MCUs and DSPSs, especially the ADSP-21xx, SHARC, TigerSHARC and Blackfin DSPs without glue logic. **Figure 46** shows a typical application diagram. The interface uses 4 signals, a clock output (TRCLK\_CKO\_GP3), a receive data output (DR\_GP0), a transmit data input (DT\_GP1), and a framing signal output (IRQ2\_TRFS\_GP2). The IRQ2 output functionality is not available while the SPORT interface is enabled. The SPORT interface supports GFSK/FSK and IEEE802.15.4 receive and GFSK/FSK transmit operation. When using GFSK/FSK mode the polarity of the receive/transmit clock appearing on the TRCLK\_CKO\_GP3 output is programmable. A detailed overview of the function of the interface pins for each GFSK/FSK mode SPORT configuration is listed in Table 15. The corresponding list for IEEE802.15.4 mode is listed in Table 16. It is possible to use the SPORT interface for transmitting IEEE802.15.4 frames by configuring the ADF7242 in FSK-mode and providing the chipping sequence externally.

#### **GFSK/FSK Transmit Operation**

Figure 41 illustrates the operation of the SPORT interface in the transmit case. The SPORT interface is enabled by setting gp\_cfg.gpio\_config=1 or gp\_cfg.gpio\_config=4 depending on the desired clock polarity. Once enabled the data input of the transmitter is fully controlled by the SPORT interface. The transmit clock appears when the transmit MAC delay (tx\_max\_delay) has elapsed. The ADF7242 keeps transmitting the serial data presented at the DT\_GP1 input until it is forced out of the TX state by means of a command. For IEEE 802.15.4 operation the ADF7242 should be configured for transmission with 2 Mbps MSK. A timing diagram is provided in Figure 9.





### **GFSK/FSK Receive Operation**

The SPORT interface supports GFSK/FSK receive operation with a number of modes to suit particular signaling requirements. For GFSK/FSK receive SPORT operation the packet format must be configured to rc\_cfg.rc\_mode =3, which disables any packet-level processing by the packet handler. The operating mode of the SPORT interface can be configured through register gp\_cfg.gpio\_config. Figure 42 shows an overview of all available configurations. SPORT configurations gp\_cfg.gpio\_config = 2, 3, 5, and 6 provide synchronization

with a programmable sync word. For these modes, the synchronization block must be configured with registers sync\_word0, sync\_word1, sync\_word2 and sync\_config as outlined in section GFSK Sync Word prior to issuing command RC\_RX.

Once the SPORT interface is providing output data either through successful packet synchronization or through forced synchronization (gp\_cfg.gpio\_cfg=1 or gp\_cfg.gpio\_cfg=4) data continues to appear on the interface pins until the RC\_RX command is re-issued or the ADF7242 is forced out of the RX state by means of an appropriate SPI command. The following SPORT operating modes are selectable:

#### **gp\_cfg.gpio\_config=1 or gp\_cfg.gpio\_config =4:**

The data clock is enabled at the TRCLK\_CKO\_GP3 output together with the data signal at the DR\_GP0 output during the RX MAC delay. The GFSK/FSK SYNC word is ignored in this configuration. The IRQ2\_TRFS\_GP2 output has no function. Figure 6 illustrates further timing details.

#### **gp\_cfg.gpio\_config=2 or gp\_cfg.gpio\_config =5:**

When a preamble signal has been detected the data clock and data signals start to appear at the TRCLK\_CKO\_GP3 and DR\_GP0 output, respectively. The IRQ2\_TRFS\_GP2 output goes HIGH when the SYNC word has been detected in the received GFSK/FSK bit sequence. Figure 7 shows more timing details.

#### **gp\_cfg.gpio\_config=3 or gp\_cfg.gpio\_config =6:**

The data clock starts to appear at the TRCLK\_CKO\_GP3 output when a valid preamble and the SYNC word have both been detected in the received GFSK/FSK bit sequence. The first active clock edge corresponds with the first data bit following the GFSK/FSK SYNC word appearing on the DR\_GP0 output. The framing signal IRQ2\_TRFS\_GP2 goes HIGH when the SYNC word has been detected in the received bit sequence. The DR\_GP0 output signal is invalid prior to the first active clock edge appearing on the TRCLK\_CKO\_GP3 output. Figure 9 6 and 7 illustrate the applicable timing details.



*Figure 42: Overview of SPORT modes in RX state*



*Table 15: GFSK/FSK mode SPORT interface configurations* 





#### **IEEE 802.15.4 Rx SPORT Mode**

The ADF7242 provides an IEEE802.15.4 compliant operating mode in which the SPORT interface is active and the packet handler is bypassed. It allows the reception of packets of arbitrary length. The mode is enabled by setting rc\_cfg.rc\_mode = 2 and gp\_cfg.gpio\_cfg=3. Once the SFD has been detected, data and clock signals appear on the SPORT outputs DR\_GP0 and TRCLK\_CKO\_GP3, respectively. The SPORT bus remains active, until an RC\_RX command is issued or the ADF7242 is forced to exit RX state by means of an appropriate command.

Figure 5 illustrates the timing for this configuration. The rx\_pkt\_rvcd interrupt is not operational in this mode.

### **IEEE 802.15.4 Rx Symbol Clock SPORT Mode**

The ADF7242 offers a symbol clock output option during IEEE802.15.4 packet reception. This option is useful when a tight timing synchronization between incoming packets and the network is required and the SFD interrupt (rx\_sfd) cannot be used. The symbol clock output mode is enabled by setting gp\_cfg.gpio\_cfg=7 while the packet configuration is set to rc\_cfg.rc\_mode=0.

## Interrupt Controller **CONFIGURATION REGISTERS**

The integrated interrupt controller is capable of registering up to 16 different interrupt events. All interrupt events are registered in registers irq\_src0 and irq\_src1. The layout of both interrupt source registers is given in Table 18. An interrupt event sets the corresponding bit in register irq\_src0 or irq\_src1. The registers irq\_src0 and irq\_src1 may be read back to establish the source of an interrupt. A bit is reset by writing '1' to a particular bit location in register irq\_src0 or irq\_src1. If '0' is written to a bit location in the interrupt source registers, its state remains unchanged. This scheme facilitates hierarchical interrupt processing.

The interrupt mask registers irq1\_en0, irq1\_en1, irq2\_en0 and irq2\_en1 control which interrupt events are routed to one of the two interrupt pins IRQ1\_GP1, and IRQ2\_TRFS\_GP2, respectively. If a bit in register irq1\_en0, irq1\_en1, irq2\_en0 or irq2\_en1 is set to '1', then the corresponding interrupt event can propagate to the IRQ1\_GP1, or IRQ2\_TRFS\_GP2 pin. When not in SLEEP state, pins IRQ1\_GP4 and IRQ2\_TRFS\_GP2 are configured as push-pull outputs, using positive logic polarity. When in SLEEP state, these pins have high impedance. The availability of two interrupt outputs permits a flexible allocation of interrupt source to two different MCU hardware resources. For instance, an rx\_sfd interrupt may be associated with a timer-capture unit of the MCU, while all other interrupts are handled by a normal interrupt handling routine. When operating in SPORT mode, pin IRQ2\_TRFS\_GP2 acts as a frame synchronization signal and is disconnected from the interrupt controller.

Following a power-on reset or wake-up from SLEEP, the bits irq1\_en0.powerup and irq2\_en0.powerup are set, while all other bits in registers irq1\_en0, irq1\_en1, irq2\_en0 and irq2\_en1 are reset. Hence a powerup interrupt signal is asserted on pins IRQ1\_GP4 and IRQ2\_TRFS\_GP2 after a power-onreset event or wake-up from SLEEP state. Provided the wake-up from SLEEP event is caused by the wake-up timer, the powerup interrupt signal can hence be used to power up the user MCU.

Apart from the powerup interrupt, the rc\_ready, wakeup and por interrupts are also asserted in the irq\_src0 register. However, these interrupts are not propagated to the IRQ1\_GP4 and IRQ2\_TRFS\_GP2 pins since the corresponding mask bits are reset. Registers irq\_src0 and irq\_src1 should be cleared during the initialization phase.

Table 17: Bit locations in registers irq\_src0, irq1\_en0, irq2\_en0





Table 18: Bit locations in registers irq\_src1, irq1\_en1, irq2\_en1



### **DESCRIPTION OF INTERRUPT SOURCES**

cca\_complete: Interrupt is asserted at the end of a CCA measurement following a RC\_RX or RC\_CCA command. The interrupt indicates that the CCA\_RESULT flag in the status word is valid.

powerup: Interrupt is asserted if the ADF7242 is ready for SPI access following a wakeup from SLEEP state. This condition reflects a rising edge of the flag SPI\_READY in the status word. If the ADF7242 has been woken up from SLEEP state using the CSN input this interrupt is useful to detect that the ADF7242 has powered up without the need to poll the SO output. The irq1\_mask.powerup and the irq2\_mask.powerup are automatically set on exit from SLEEP state. Hence this interrupt is generated whena transition from SLEEP is triggered by CSN being pulled low or by a timout event.

tx\_pkt\_sent: Interrupt is functional in IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0) only. The interrupt is asserted when the transmission of an IEEE 802.15.4 packet in the TX BUFFER is complete. Please refer to section IEEE 802.15.4 TX Packet Mode for details.

rx\_pkt\_received: Interrupt is functional in IEEE 802.15.4 packet mode (rc\_cfg.rc\_mode=0) only. The interrupt is asserted when an IEEE 802.15.4 packet has been received and is available in the RX\_BUFFER. Please refer to section IEEE 802.15.4 RX Packet Mode for details.

wakeup: Interrupt is asserted if the WUC timer has decremented to zero. Prior to enabling this interrupt the WUC timer unit must be configured with registers tmr\_cfg0, tmr\_cfg1, tmr\_rld0 and tmr\_rld1. A wakeup interrupt may be

asserted while the ADF7242 is active, or has woken up from SLEEP state through a timeout event.

rx\_sfd: Interrupt is asserted if a SFD or sync word is detected while in RX state. Please refer to sections IEEE802.15.4 Rx Timing and and GFSK/FSK Rx Timing and for details.

tx\_sfd: Interrupt is asserted if the SFD is transmitted when IEEE 802.15.4 packet mode has been enabled (rc\_cfg.rc\_mode=0). Please refer to section IEEE802.15.4 Tx Timing and Control for

details.

rc\_ready: Interrupt is asserted if the radio controller is ready to accept a new command. This condition is equivalent to the rising edge of RC\_READY flag in the status word.

batt\_alert: Interrupt is asserted if the battery monitor signals a battery alarm. This occurs when the battery voltage drops below the programmed threshold value.The battery monitor must be enabled and configured.

## WAKE UP CONTROLLER (WUC)

### **Circuit Description**

The ADF7242 features a 16-bit wake-up timer with a programmable prescaler. The 32.768kHz RC oscillator or the 32.768kHz external crystal provides the clock source for the timer. This tick rate clocks a 3-bit programmable prescaler whose output clocks a pre-loadable 16-bit down-counter. An overview of the timer circuit is shown inFigure 43 . Table 19 lists the possible division rates for the prescaler. This combination of programmable prescaler and 16-bit down counter give a range a total WUC range of 30.52us to 36.4 hours.

The wake up interrupt can be enabled in register irq1 en0 or irq2\_en0 to produce an interrupt when the timer has timed out.

*Table 19. Prescaler Division Factors* 



### **Configuration and Operation**

The wake up timer can be configured as follows:

- The clock signal for the timer is taken from the external 32.768 kHz crystal or the internal RC oscillator. This is selectable via tmr\_cfg1.sleep\_config.
- A 3-bit prescaler, which is programmable via tmr\_cfg0.timer\_prescal determines the tick period.
- This is followed by a preloadable 16 bit down counter. After the clock is selected, the reload value for the down counter (tmr\_rld0 and tmr\_rld1) and the prescaler values (tmr\_cfg0.timer\_prescal) may be programmed. Once the clock has been enabled, the counter will start to count down at the tick rate starting from the reload value. If wakeup interrupts are enabled the timer unit will generate an interrupt when the timer value reaches 0x0000. When armed, the wakeup interrupt will trigger a wake up from SLEEP.
- The reliable generation of wakeup interrupts requires the WUC time-out flag to be reset immediately after the reload value has been programmed as follows:

Set configuration bit tmr\_ctrl.wake\_timer\_flag\_reset. Reset configuration bit tmr\_ctrl.wake\_timer\_flag\_reset.

To enable automatic wake-up from SLEEP state arm the timer unit for wake up operation by setting configuration bit tmr\_cfg1.wake\_on\_timeout. After writing this sequence to the ADF7242 a SLEEP command can be issued



Figure 43. Hardware Wake up timer diagram

### **TABLE 20**: REGISTER MAP OVERVIEW



Rev PrG. Page 43

# prampg 0x313 RW RESERVED txpb 0x314 RW TX Packet Storage Base Address rxpb 0x315 RW RX Packet Storage Base Address tmr\_cfg0 0x316 RW Wake up Timer Configuration Register - High Byte tmr\_cfg1 0x317 RW Wake up Timer Configuration Register - Low Byte tmr\_rld0 0x318 RW Wake up Timer Value Register - High Byte tmr\_rld1 0x319 RW Wake up Timer Value Register - Low Byte tmr\_ctrl 0x31A RW Wake up Timer Timeout flag pd\_aux 0x31E RW Battmon enable gp\_cfg 0x32C RW GPIO Configuration gp\_out 0x32D RW GPIO Configuration gp\_in 0x32E R GPIO Configuration synt 0x335 RW bandwidth calibration timers cal\_cfg 0x33D RW Calibration Settings synt\_cal 0x371 RW Oscillator and Doubler Configuration iirf\_cfg 0x389 RW BB Filter Decimation Rate cdr\_cfg 0x38A RW CDR kVCO dm\_cfg1 0x38B RW Postdemodulator Filter agcstat **DEVELOUGE R** RXBB Ref Osc Calibration Engine Readback rxcal0 0x395 RW RX BB filter tuning, LSB rxcal1 0x396 RW RX BB filter tuning, MSB rxfe\_cfg 0x39B RW RXBB Ref Osc & RXFE Calibration pa\_rr 0x3A7 RW Set PA ramp rate pa\_cfg 0x3A8 RW PA enable extpa\_cfg 0x3A9 RW External PA BIAS DAC extpa\_msc 0x3AA RW PA Bias Mode adc\_rbk 0x3AE R Readback temp agc\_cfg1 0x3B2 RW GC Parameters

afc\_range 0x3F9 RW AFC range

afc\_read 0x3FA RW Readback frequency error

# agc\_max 0x3B4 RW Slew rate agc\_cfg2 0x3B6 RW RSSI Parameters agc\_cfg3 0x3B7 RW RSSI Parameters agc\_cfg4 0x3B8 RW RSSI Parameters agc\_cfg5 0x3B9 RW RSSI & NDEC Parameters agc\_cfg6 0x3BA RW NDEC Parameters ocl\_cfg1 0x3C4 RW OCL System Parameters irq1\_en0 0x3C7 RW Interrupt Mask set bits [7:0] of [15:0] for IRQ1 irq1\_en1 0x3C8 RW Interrupt Mask set bits [15:8] of [15:0] for IRQ1 irq2\_en0 0x3C9 RW Interrupt Mask set bits [7:0] of [15:0] for IRQ2 irq2\_en1 0x3CA RW Interrupt Mask set bits [15:8] of [15:0] for IRQ2 irq1\_src0 0x3CB RW Interrupt Source bits [7:0] of [15:0] for IRQ irq1\_src1 0x3CC RW Interrupt Source bits [15:8] of [15:0] for IRQ ocl\_bw0 0x3D2 RW OCL System Parameters ocl\_bw1 0x3D3 RW OCL System Parameters ocl\_bw2 0x3D4 RW OCL System Parameters ocl\_bw3 0x3D5 RW OCL System Parameters ocl\_bw4 0x3D6 RW OCL System Parameters ocl\_bws 0x3D7 RW OCL System Parameters ocl\_cfg13 0x3E0 RW OCL System Parameters  $g$ p\_drv  $0x3E3$  RW I/O pads Configuration and bg trim bm\_cfg 0x3E6 RW Battery Monitor Threshold Voltage setting sfd\_15\_4 0x3F4 RW Option to set non standard SFD afc\_cfg 0x3F7 RW AFC mode and polarity afc\_ki\_kp 0x3F8 RW AFC ki and kp

### **TABLE 21**: REGISTER MAP DETAILS









Rev PrG. Page 49



















## APPLICATIONS CIRCUITS



Figure 44.RF balun/antenna configurations (A: discrete; B: dielectric balun; C: dipole antenna)



Figure 45.Typical ADF7242 application circuit using antenna diversity

Rev PrG. Page 59



Figure 46.Typical ADF7242 application circuit with DSP using antenna diversity

### **OUTLINE DIMENSIONS**



**COMPLIANT TO JEDEC STANDARDS MO-220-WHHD.**

# **033009-A**

#### **COMPLIANT TO JEDEC STANDARD MO-220-VHHD-2**

Figure 47. 32-Lead Lead Frame Chip Scale Package [LFCSP] 5 x 5 mm Body, Very Thin Quad (CP-32-13) Dimensions shown in millimeters



www.analog.com

**©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. PR08912-0-3/10(PrG)**